

K208511 - 85 sec

DESCRIPTION

K208511 is a 8-bit MCU based Voice chip. It is manufactured with Standard CMOS process with embedded voice storage memory. It can store 85sec voice message with 4-bit ADPCM compression at 6KHz sampling rate. 8-bit PCM is also available to improve sound quality. There are eleven programmable I/O pins. Key trigger and Parallel CPU trigger mode can be configured according to different application requirement. User selectable triggering and output signal options provide maximum flexibility to various applications. Built-in resistor controlled oscillator, 8-bit current mode D/A output and PWM direct speaker driving output minimize the number of external components. Two levels volume control for PWM speaker direct drive is available.


FEATURES

- Standard CMOS process.
- Embedded EPROM.
- Embedded 8-bit MCU.
- 85sec voice duration at 6 KHz sampling with 4-bit ADPCM compression.
- Combination of voice building blocks to extend playback duration.
- Table entries are available for voice block combinations.
- User selectable PCM or ADPCM data compress.
- Voice Group Trigger Options: Edge / Level; Hold / Un-hold; Retrigger / Non-retrigger.
- Programmable I/Os, Timer Interrupt and Watch Dog Timer.
- Built-in oscillator with fixed Rosc, software control sampling frequency
- 2.2V 3.6V single power supply and < 5uA low stand-by current.
- PWM Vout1 and Vout2 drive speaker directly with two levels of volume selection.
- D/A COUT with ramp-up ramp-down option to drive speaker through an external BJT.

2



PIN CONFIGURATION



PIN DESCRIPTIONS

| Pin Names | Description |
|------------|---|
| VOUT1 | PWM output to drive speaker directly |
| VOUT2_COUT | PWM output or COUT DAC output select by programmable option |
| VSS | Power Ground |
| OSC | Oscillator input |
| VDDA | Positive Power Supply |
| VDD | Positive Power Supply |
| PB0~PB3 | Programmable I/O port B |
| PC0~PC3 | Programmable I/O port C |
| PD0~PD2 | Programmable I/O port D |
| RSTB | Reset pin, Low active |


Note:

- PB, PC and PD ports are software programmable I/O pins that can be set to different configurations such as pure input, input with pull-up, input with pull-down and output. The programmable I/O pins set up will take effect immediately after chip RESET is applied.
- Pins for memory programming are: VDD, VDDA, VSS, PB0, PB1, OSC, VOUT2 and RSTB.

3



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating | Unit |
|-----------------------------------|---|------|
| V _{DD} - V _{SS} | -0.5 ~ +4.0 | V |
| V _{IN} | $V_{SS} - 0.3 < V_{IN} < V_{DD} + 0.3$ | V |
| Vout | V _{SS} <v<sub>OUT<v<sub>DD</v<sub></v<sub> | V |
| T (Operating): | -40 ~ +85 | °C |
| T (Junction) | -40 ~ +125 | °C |
| T (Storage) | -55 ~ +125 | °C |




DC CHARACTERISTICS ($T_A = 0$ to $70^{\circ}\mathrm{C},~V_{\mbox{DD}} = 3.0\mbox{V},~V_{\mbox{SS}} = 0\mbox{V}$)


| Symbol | Parameter | Min. | Тур. | Max. | Unit | Conditions |
|----------------------|--|------|------|------|------|---|
| V _{DD} | V _{DD} Operating Voltage | | 3.0 | 3.6 | V | |
| I _{SB} | Standby current | | 1 | 5 | μΑ | I/O properly terminated |
| lOP | Operating current | _ | 7 | _ | mA | I/O properly terminated |
| V _{IH} | "H" Input Voltage | 2.5 | 3.0 | 3.5 | V | V _{DD} =3.0V |
| V _{IL} | "L" Input Voltage | -0.3 | 0 | 0.5 | V | V _{DD} =3.0V |
| I _{VOUTL_N} | V _{OUT} low O/P Current (Normal Volume) | | 130 | | mA | Vout=1.0V |
| I _{VOUTL_H} | V _{OUT} low O/P Current (High Volume) | _ | 200 | — | mA | Vout=1.0V |
| I _{VOUTH_N} | V _{OUT} high O/P Current (Normal Volume) | | -130 | | mA | Vout=2.0V |
| I _{VOUTH_H} | V _{OUT} high O/P Current (High Volume) | _ | -200 | _ | mA | Vout=2.0V |
| lco | C _{OUT} O/P Current | _ | -2 | _ | mA | Data = 80h |
| ЮН | O/P High Current | _ | -10 | | mA | V _{OH} =2.5V |
| l _{OL} | O/P Low Current | _ | 17 | _ | mA | V _{OL} =0.3V |
| RN _{VOUT} | VOUT pull-down resistance | | 100K | | Ω | VOUT pin set to internal pull-down |
| RN _{PIO} | Programmable IO pin pull-down resistance | _ | 1M | _ | Ω | PBx, PCx, PDx set to internal pull-down |
| RU _{PIO} | Programmable IO pin pull-up resistance | 3.3K | 4.7K | _ | Ω | PBx, PCx, PDx set to internal pull-up |
| ΔFs/Fs | Frequency stability | -3 | _ | +3 | % | V _{DD} = 3V +/- 0.4V |
| ΔFc/Fc | Chip to chip Frequency Variation | -5 | | +5 | % | Also apply to lot to lot variation |



TYPICAL APPLICATIONS




Using 3.3V Battery Direct Drive Speaker



Using 4.5V Battery with COUT speaker drive

6





5V CPU Control with COUT


Note for COUT speaker drive:

- 1. C1 must be connected as close to the chips VDD and VSS pins as possible.
- 2. Rb is base resistor from 120 Ohm to 390 Ohm depends on value of VDD and transistor gain.
- 3. Tr is an NPN transistor with beta larger than 150, e.g. 8050D.
- 4. Rosc = 610K Ohm with Vdd=3.0V can support sampling rate up to 14KHz.
- 5. For sampling rate higher than 14KHz, smaller value of Rosc should be used.

7



Bonding Diagrams



Note: Substrate must be connected to VSS